

Supplementary Information for

High-density three-dimensional integration of dynamic random-access memory using vertical dual-gate IGZO TFTs

Authors: Fuxi Liao^{#1}, Zhengyong Zhu^{#2}, Zihan Li^{#1}, Guanhua Yang^{1*}, Menggan Liu¹, Kaifei Chen¹, Wendong Lu¹, Zijing Wu¹, Xuanming Zhang¹, Naide Mao¹, Bok-Moon Kang², Jinghong Shi², Xie-Shuai Wu², Meichen Jin², Chang liu², Jing Zhang², Yong Yu², Gui-Lei Wang², Congyan Lu¹, Jinshan Yue¹, Lingfei Wang¹, Jiawei Wang¹, Di Geng¹, Nianduan Lu¹, Chao Zhao^{2*}, Arokia Nathan^{3,4*}, Ling Li^{1*}, Ming Liu¹

Affiliations:

¹State Key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China.

²Beijing Superstring Academy of Memory Technology, Beijing 100176, China;

³Darwin College, Cambridge University, Silver Street, Cambridge CB3 9EU, UK.

⁴School of Information Science and Engineering, Shandong University, 72 Binhai Road, Qingdao 266237, China

*Corresponding author. Email: yangguanhua@ime.ac.cn; Chao.Zhao@bjsamt.org.cn; an299@cam.ac.uk; lingli@ime.ac.cn

#These authors contributed equally to this work.


The PDF file includes:

Supplementary Figure 1 to Figure 18



Supplementary Table 1 and 2

Supplementary References 1 to 3


Supplementary Figure:




Supplementary Figure 1. Layout design of vertical DG 2T0C array. **a**, the array framework of the crossbar structure. **b**, the etching holes define the circular channel area. **c**, the deposition for the gate stack and channel layer along the etching hole. The layout design of the array shows that two WLs and BLs form a crossbar structure, with the etching holes defining the sidewalls at the intersections. The gate stack and channel layer (IGZO/HfO₂/IZO) are deposited in single ALD process and patterning under one mask which is shown in the yellow region.




Supplementary Figure 2. Schematic and fabrication flow of 3D-stack DRAM scheme. a, Single-gate sequential integration scheme with lateral misalignment result from photolithography deviation. **b,** DG SASS process flow without lateral misalignment.




Supplementary Figure 3. Electrical characterization of Ta metal gate and Ta₂O₅ gate oxide.
a, I-V test for Ta metal line. Low resistivity of $25\mu\Omega \cdot \text{cm}$ is achieved. **b**, I-V test on flat capacitors with 7nm in-situ O₃ oxidation Ta₂O₅ as insulator indicating low leakage current and high breakdown field. **c**, C-V test show high-k of 25 for in-situ O₃ oxidation Ta₂O₅ with $\sim 1.5 \text{ nm}$ EOT.




Supplementary Figure 4. a, b TEM images and EDX mappings for the DRAM cell in **Fig. 1b**. Scale bar, 20 nm.




Supplementary Figure 5. Detailed process steps for vertical DG 2T0C cell which clarify the positional differences observed in the **Fig. 1e**. The positional differences between T_R/T_W possibly originate from the sidewall dry etching process. Specifically, we use one mask to etch both T_R and T_W . When the etching process goes to the bottom layer device, there exists a slight lateral over etching to the upper layer because of the small etching selectivity which results in the positional differences between T_R and T_W . This issue could be addressed by optimizing the dry etch process like applying a large etching selectivity process in the up/bottom layer.




Supplementary Figure 6. Gate structures in vertical TFTs. a, sidewall gate. **b,** horizontal gate. **c,** CAA. **d,** GAA. For comparisons between gate-all-around geometries and SG, DG structure, there exist a trade-off between channel control ability and fabrication complexity. Although vertical GAA structure can achieve the best performance with its gate-all-around topology, the fabrication cost of vertical devices make it hard to scale to large arrays. On the other hand, our vertical DG 2T0C cell enabled by the self-aligned single step process proposed in this work can be fabricated with less cost and achieves more reliable read operation by the DG control which the GAA cannot offer.



Supplementary Figure 7. Self-oxidation fabrication process. **a**, multi-layer depositing and hole etching. **b**, Ta metal gate self-oxidation to form High-k Ta_2O_5 insulator. **c**, ALD IGZO and second gate stack.




Supplementary Figure 8. Flow of ex-situ self-oxidation fabrication process. The self-oxidation and ALD step are performed separately and ex-situ result in an unsatisfactory interface quality.




Supplementary Figure 9. The impact of channel deposition methods on device performance.


TEM image of morphology of 6nm IGZO film deposited by **a**, putter and **b**, ALD **c**, Extracted thickness of IGZO film along the channel direction on sidewall. ALD deposited IGZO layer shows more uniform thickness and the actual thickness shows no decreases compared to the target thickness. **d**, corresponding transfer curves with channel deposited by ALD and sputter.




Supplementary Figure 10. Contact optimized of DG IGZO VCT. a,b, Transfer and out characteristic of DG IGZO VCTs fabricated with different contact metal. The device with ITO S/D contact exhibits remarkable improvement in I_{ON} by 100x and 4x compared to the Mo and TiN, respectively. The possible reason is that ITO effectively prevents further oxidation during SASS heat treatment and the following ALD process.




Supplementary Figure 11. Device scaling of a, channel length b, channel width, gate insulator of c, ALD HfO₂ and d, self-oxidation Ta₂O₅. The performance changes during the scaling process are universal, which indicates the good scalability.




Supplementary Figure 12. Process time in in-situ self-oxidation process. TEM image in the channel region of Ta layer under different oxidation time of **a**, 1h **b**, 1.5h and **c**, 2h. Scale bar, 10nm.




Supplementary Figure 13. V_{TH} modulation function of vertical DG device. a,b transfer curves in dual gate sweep (red line) and single gate sweep (blue line). **a**, OG sweep with V_{IG} varies from -1V to 2V in 1V step. **b**, IG sweep with V_{OG} varies from -1V to 2V in 1V step. **c**, Corresponding threshold voltage shift (ΔV_{TH}) vs. ΔV_{IG} or ΔV_{OG} extracted from **a,b**




Supplementary Figure 14. Thermal stability of IGZO DG VCTs. **a**, PBS characteristics after 2V DG stress for 1 hour at 25°C achieving 65 mV V_{TH} shift. **b**, ΔV_{TH} comparison at 25°C and 85°C after 2V DG stress for 1 hour. **c**, Benchmark comparison of PBTS with similar reported IGZO VTFTs. **d**, NBS characteristics after -2V DG stress for 1 hour at 25°C achieving -7 mV V_{TH} shift. **e**, ΔV_{TH} comparison at 25°C and 85°C after -2V DG stress for 1 hour. **f**, Benchmark comparison of NBTS with similar reported IGZO VTFTs.




Supplementary Figure 15. Planar interconnect DG 2T0C DRAM bit-cell. **a**, circuit schematic and optical image. **b**, Timing diagram of read/write operation and V_{SN} response of data '1' and data '0'. **c**, Retention time of data '1' and data '0'. 270s and over 500s retention time for data '1' and data '0' is achieved.



Supplementary Figure 16. Additional retention time characteristic of Vertical DG DRAM cell.



Supplementary Figure 17 Read disturb due to RWL-SN coupling in 2T0C array. a, schematic of the RWL-SN coupling . **b,** dual-gate read strategy to reduce the current disturbance.



Supplementary Figure 18 Simulation result of array operation and parasitic analysis for 2T0C array operation. a, Array operation. b, Parasitic analysis. The result indicating that our $4F^2$ DG 2T0Ccell can achieve array level read/write operation and showing no obvious current disturbance

Supplementary Table:

Ref.	Channel	L_{CH} (nm)	$I_{ON}(A/\mu m)@V_{DS}$	$SS(mV/dec)$	Structure
[17]	ZnO	500	*0.25	400	Sidewall Gate
[18]	InO	500	*7.5@2.1V	130	Sidewall Gate
			*2.7@2.1V	240	
		1000	*0.54@2.1V	250	
[19]	IGZO	250	*3.3	460	Sidewall Gate
			*0.33	840	
[20]	MoS2	1000	*0.075	151	Horizontal gate
[21]	IGZO	1100	*0.67	200	Horizontal gate
[22]	IAZO	100	*0.39	80	GAA
[23]	IGZO	50	4.07	109	CAA
[24]	IGZO	55	32.8	92	CAA
[25]	IGZO	50	*0.24	230	CAA
[26]	IGZO	170	*0.59	290	Sidewall Gate
			*1.6	380	
			*0.1	430	
[27]	InO/IGZO	500	*5.5@2.1V	120	Sidewall Gate
			*3.0@2.1V	140	
[28]	IGZO	500	*8.0	79.4	CAA
[29]	IGZO	500	*0.06	600	Sidewall Gate
This work	IGZO	120	45.2	68	Dual Gate
			38.1	79.4	

Supplementary Table 1. Comparison of key metrics of state-of-the-art vertical TFTs.

“*” is the extracted data from the figures in Ref.

Supplementary Table 2. Benchmark of representative AOS-based 2T0C DRAM cells.

<i>Ref.</i>	<i>Channel</i>	<i>Retention (s)</i> (0.1V V_{SN} drop)	<i>Cell Inter-connection</i>	<i>RT&WT Structure</i>	<i>Dual-gate Read</i>	<i>Cell Deviation</i>
[23]	IGZO	190	Planar	Vertical CAA	N	N.A.
[25]	IGZO	300	Planar	Vertical CAA	N	N.A.
[30]	IGZO	75	3D stack	Vertical CAA	N	Y
[31]	IGZO	>1500	Planar	Planar DG	Y	N.A.
[32]	IWO	*40(85C)	Planar	Planar DG	N	N.A.
		*130(50C)				
		*200(25C)				
[33]	IGZO	1000 (0.4V V_{SN} drop)	Planar	Planar SG	N	N.A.
[34]	IGZO	77	Planar	Planar SG	N	N.A.
		180				
		220				
[35]	IGZO	>400	Planar	Planar SG	N	N.A.
[36]	IGZO	~13	Planar	Planar SG	N	N.A.
[37]	IGZO	>16000	Planar	Planar SG	N	N.A.
[38]	IGZO	>1000	Planar	Planar SG	N	N.A.
[39]	IGZO	>300	Planar	Planar DG	Y	N.A.
[40]	ITO	>200	Planar	Planar SG	N	N.A.
[41]	TiO	400	Planar	Planar SG	N	N.A.
[42]	IGZO/CNT	170	Planar	Planar SG	N	N.A.
[43]	IGZO	>28800	Planar	Planar SG	N	N.A.
		>90000 (50% V_{SN} drop)				
[44]	ITO	2250	Planar	Planar SG	N	N.A.
[45]	IGZO	10000(RT)	Planar	Planar SG	N	N.A.
		7000(85 C)				
This work	IGZO	470	3D stack	Vertical DG	Y	N

Supplementary References:

1. Huang K, et al. Vertical Channel-All-Around (CAA) IGZO FET under 50 nm CD with High Read Current of $32.8 \mu\text{A}/\mu\text{m}$ ($V_{th} + 1 \text{ V}$), Well-performed Thermal Stability up to 120°C for Low Latency, High-density 2T0C 3D DRAM Application. In: 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)) (2022).
2. Nakada M, Jincho M, Dobashi M, Iguchi T, Shima Y, Koezuka J, Okazaki K, Kusunoki K, Yamazaki S. 43-4: Ultra-High on-current vertical field-effect transistor with submicron channel length of $0.5 \mu\text{m}$ using CAAC-IGZO. In: SID Symposium Digest of Technical Papers 2023 Jun (Vol. 54, No. 1, pp. 623-626).
3. Zhao W, Cui W, Kang L, Lu S, Yuan W, Wang H, Zhan S, Wang Y, Yin Y, Kaneko K, Xing L. High-performance vertical gate-all-around oxide semiconductor transistors with 6 nm ALD IGZO channel and scaled contact CD down to 28 nm. In: 2024 IEEE International Electron Devices Meeting (IEDM) 2024 Dec 7 (pp. 1-4). IEEE.